{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Binary translation reuse in a system with address space layout randomization", "item": "https://www.patentleaderboard.com/patent/9471292"}]}

Home › Binary translation reuse in a system with address space layout randomization

Binary translation reuse in a system with address space layout randomization

US Patent 9471292 · Granted Oct 18, 2016

Estimated economic value: $9,528,000 ⓘ

Assignee

Intel

Inventors

David N. Mackintosh (20 patents)
John H. Kelm (24 patents)
Neil A. Campbell (9 patents)

View full patent text on Google Patents →