Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for putting platform subsystems into a lower power state in parallel

Techniques for putting platform subsystems into a lower power state in parallel

US Patent 9471132 · Granted Oct 18, 2016

Estimated economic value: $9,528,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for dynamic voltage control2025
In system test of chips in functional systems2024
In-system test of chips in functional systems2023
Apparatus and method to debug a voltage regulator2023
In system test of chips in functional systems2022
System, apparatus and method for dynamic power state scaling of a voltage regula2022
Simplifying power sequencing for integrated circuits2022
Apparatus and method to debug a voltage regulator2021
Mechanism to enter or exit retention level voltage while a system-on-a-chip is i2020
Method and apparatus for enhancing guardbands using “in-situ” silicon measuremen2018
Apparatus and method to debug a voltage regulator2017
Technologies for low-power standby display refresh2017