{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Periodic synchronizer using a reduced timing margin to generate a speculative synchronized output signal that is either validated or recalled", "item": "https://www.patentleaderboard.com/patent/9471091"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Periodic synchronizer using a reduced timing margin to generate a speculative synchronized output signal that is either validated or recalled

Periodic synchronizer using a reduced timing margin to generate a speculative synchronized output signal that is either validated or recalled

US Patent 9471091 · Granted Oct 18, 2016

Estimated economic value: $34,136,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Asynchronous on-chip network2025
Optimally clipped tensors and vectors2025
Efficient neural network accelerator dataflows2025
Hierarchical network for stacked memory system2025
Frequency-locked and phase-locked loop-based clock glitch detection for security2025
Inference accelerator using logarithmic-based arithmetic2024
Neural network accelerator using logarithmic-based arithmetic2024
Application partitioning for locality in a stacked memory system2024
Asynchronous accumulator using logarithmic-based arithmetic2024
Asynchronous accumulator using logarithmic-based arithmetic2024
Hierarchical network for stacked memory system2024
Frequency-locked and phase-locked loop-based clock glitch detection for security2024