Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Planar mosfets and methods of fabrication, charge retention

Planar mosfets and methods of fabrication, charge retention

US Patent 9466707 · Granted Oct 11, 2016

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated stacked ESD network in trench for trench DMOS2022
Integrated stacked ESD network in trench for trench DMOS2022
Integrated stacked ESD network in trench for trench DMOS2022
VDMOS having shielding gate electrodes in trenches and method of making the same2017
VDMOS having shielding gate electrodes in trenches and method of making the same2017
VDMOS having shielding gate electrodes in trenches and method of making the same2017
Ad matching system and method thereof2015
Method of manufacture and structure for a trench transistor having a heavy body 2013
System and method for identifying and characterizing content within electronic f2013
Method of manufacturing a trench transistor having a heavy body region2011
Method of manufacturing a trench transistor having a heavy body region2010
Method of manufacturing a trench transistor having a heavy body region2010