Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low temperature deposition of low loss dielectric layers in superconducting circuits

Low temperature deposition of low loss dielectric layers in superconducting circuits

US Patent 9455393 · Granted Sep 27, 2016

Estimated economic value: $236,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Composite substrate for fabricating III-V photodetector arrays2024
Atomically precise surface engineering for producing imagers2020
Micro-emitters for electrospray systems2019
Semiconductor device for a non-volatile (NV) resistive memory and array structur2019
System and method for administration and operation of one or more mobile electro2018
Current selectors formed using single stack structures2017
Sub-oxide interface layer for two-terminal memory2017
Methods for fabricating resistive memory device switching material using ion imp2017
System and method for administration and operation of one or more mobile electro2017
TiOx based selector element2016
Plasma cleaning of superconducting layers2016
Scalable RRAM device architecture for a non-volatile memory device and method2016