Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Virtual layer generation during failure analysis

Virtual layer generation during failure analysis

US Patent 9454635 · Granted Sep 27, 2016

Estimated economic value: $10,794,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Segregating defects based on computer-aided design (CAD) identifiers associated 2024
Net-based wafer inspection2023
Correlation between emission spots utilizing CAD data in combination with emissi2023
Electronic virtual layer2021
Video overlay2020
Electronic virtual layer2019
Chip cross-section identification and rendering analysis2016
Failure analysis and inline defect characterization2016
Chip cross-section identification and rendering during failure analysis2015
Automated inline defect characterization2014
Failure analysis using design rules2014
Signal tracing through boards and chips2012