Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power hardware algorithms and architectures for spike sorting and detection

Low power hardware algorithms and architectures for spike sorting and detection

US Patent 9449225 · Granted Sep 20, 2016

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid processor2021
Resistive address decoder and virtually addressed memory2020
Programming for electronic memories2019
Exploiting the scan test interface for reverse engineering of a VLSI device2018
Logic circuit delay optimization2012
Integrated system and method for multichannel neuronal recording with spike/LFP 2012
Integrated system and method for multichannel neuronal recording with spike/LFP 2012
Low-power inverted ladder digital-to-analog converter2009
Low-power inverted ladder digital-to-analog converter2009
Multiple wireless communication protocol methods and apparatuses2007
Dual form low power, instant on and high performance, non-instant on computing d2006
Computing device capable of instant-on and non-instant on modes of operation2006