Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit arrangement for logic built-in self-test of a semiconductor device and a method of operating such circuit arrangement

Circuit arrangement for logic built-in self-test of a semiconductor device and a method of operating such circuit arrangement

US Patent 9448283 · Granted Sep 20, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semi-transparent display2025
Integrated test circuit, test assembly and method for testing an integrated circ2024
Integrated circuit, test assembly and method for testing an integrated circuit2024
Integrated circuit with self-test circuit, method for operating an integrated ci2023
Surveying system with image-based measuring2023
Electronic housing for switching devices, in particular for low-voltage switchin2017
Safety relay2017
Safety relay2017
Safety relay2017
Safety relay2017
Integrated circuit device and method of performing self-testing within an integr2016
Integrated circuit device and method therefor2016