Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel bitline nonvolatile memory employing channel-based processing technology

Parallel bitline nonvolatile memory employing channel-based processing technology

US Patent 9431109 · Granted Aug 30, 2016

Estimated economic value: $6,776,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus to reduce power consumption of page buffer circuitry in a n2025
Differential programming of two-terminal resistive switching memory with program2025
Differential programming of two-terminal memory with intrinsic error suppression2025
Differential programming of two-terminal memory with program detection and multi2024
Weak erase pulse2024
Differential programming of two-terminal resistive switching memory with intrins2024
Differential programming of two-terminal resistive switching memory with program2024
Method and apparatus to mitigate hot electron read disturbs in 3D nand devices2024
Configuration bit using RRAM2024
Distinct chip identifier sequence utilizing unclonable characteristics of resist2024
Resistive random access memory erase techniques and apparatus2023
Reducing power consumption in nonvolatile memory due to standby leakage current2022