Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for optimizing the usage of cache memories

Method and apparatus for optimizing the usage of cache memories

US Patent 9418016 · Granted Aug 16, 2016

Estimated economic value: $10,311,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient neural network accelerator dataflows2025
Techniques for near data acceleration for a multi-core architecture2025
Interruptible and restartable matrix multiplication instructions, processors, me2025
Interruptible and restartable matrix multiplication instructions, processors, me2024
Deep neural network accelerator with fine-grained parallelism discovery2024
Apparatuses, methods, and systems for fused operations using sign modification i2024
Sparse convolutional neural network accelerator2023
Scalable multi-die deep learning system2023
Interruptible and restartable matrix multiplication instructions, processors, me2023
Layered super-reticle computing : architectures and methods2023
Apparatuses, methods, and systems for operations in a configurable spatial accel2023
Signal pathways in multi-tile processors2022