Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory with local-/global bit line architecture and additional capacitance for global bit line discharge in reading

Memory with local-/global bit line architecture and additional capacitance for global bit line discharge in reading

US Patent 9406351 · Granted Aug 2, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible parallel/serial reconfigurable array configuration scheme2011
Method of configuring embedded application-specific functional blocks2011
Combined processing and non-volatile memory unit array2011
Loosely-biased heterogeneous reconfigurable arrays2008
Loosely-biased heterogeneous reconfigurable arrays2008
Methods and systems for reducing leakage current in semiconductor circuits2008
Methods and systems for reducing leakage current in semiconductor circuits2007
Methods and systems for reducing leakage current in semiconductor circuits2005
Low-power voltage modulation circuit for pass devices2005
Method and apparatus for varying instruction streams provided to a processing de2004
Implementation of multipliers in programmable arrays2003
Reconfigurable processor devices2003