Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementation of multipliers in programmable arrays

Implementation of multipliers in programmable arrays

US Patent 6567834 · Granted May 20, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods, systems and computer readable media for enabling a downloadable service2018
Memory with local-/global bit line architecture and additional capacitance for g2016
Methods, systems and computer readable media for enabling a downloadable service2015
Flexible parallel/serial reconfigurable array configuration scheme2011
Method of configuring embedded application-specific functional blocks2011
Combined processing and non-volatile memory unit array2011
Loosely-biased heterogeneous reconfigurable arrays2008
Loosely-biased heterogeneous reconfigurable arrays2008
Loosely-biased heterogeneous reconfigurable arrays2008
Methods and systems for reducing leakage current in semiconductor circuits2008
Methods and systems for reducing leakage current in semiconductor circuits2008
Methods and systems for reducing leakage current in semiconductor circuits2007