Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Ferroelectric memory device and timing circuit to control the boost level of a word line

Ferroelectric memory device and timing circuit to control the boost level of a word line

US Patent 9401192 · Granted Jul 26, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor storage device, read method thereof, and test method thereof2021
Semiconductor storage device and read method thereof2020
Ferroelectric memory device2015
Ferroelectric memory device2015
Electroconductive fine particles, anisotropic electroconductive material, and el2013
Semiconductor device and system2013
Semiconductor memory2012
Semiconductor memory including voltage detection circuit for generating sense am2011
Gate bias circuit2011
Semiconductor storage device using a bitline GND sensing scheme for a reduced re2010
Semiconductor memory, test method of semiconductor memory and system2010
Semiconductor memory and operating method of same2010