Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for DRAM spatial coalescing within a single channel

Method and apparatus for DRAM spatial coalescing within a single channel

US Patent 9396109 · Granted Jul 19, 2016

Estimated economic value: $9,830,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and memory with configurable metadata portion2025
System and memory with configurable error-correction code (ECC) data protection 2023
Enhanced data clock operations in memory2023
Methods and apparatus for in-memory device access control2023
Protected data streaming between memories2023
Partial refresh technique to save memory refresh power2023
Memory with system ECC2022
Memory with dynamic voltage scaling2022
Optimized error-correcting code (ECC) for data protection2022
Enhanced data clock operations in memory2021
Partial refresh technique to save memory refresh power2021
System and method for modem-directed application processor boot flow2021