Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory arrays with a memory cell adjacent to a smaller size of a pillar having a greater channel length than a memory cell adjacent to a larger size of the pillar and methods

Memory arrays with a memory cell adjacent to a smaller size of a pillar having a greater channel length than a memory cell adjacent to a larger size of the pillar and methods

US Patent 9391082 · Granted Jul 12, 2016

Estimated economic value: $12,640,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Trim setting determination on a memory device2025
Buffer allocation for reducing block transit penalty2025
Multiple-pass programming of memory cells using temporary parity generation2025
Memory device with stacked body orthogonal to substrate and method using write a2025
Semiconductor element memory cell and semiconductor element memory device2025
Semiconductor device including memory element2025
Using a common pool of blocks for user data and a system data structure2025
Semiconductor-element-including memory device2025
Memory device including semiconductor element2025
Semiconductor element memory device2025
Voltage bin calibration based on a voltage distribution reference voltage2025
Semiconductor element memory device2025