Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Removal and optimization of coherence acknowledgement responses in an interconnect

Removal and optimization of coherence acknowledgement responses in an interconnect

US Patent 9355034 · Granted May 31, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for using deep learning to improve design verification by opti2025
Platform power manager for rack level power and thermal constraints2025
Tiered memory caching2025
Region based split-directory scheme to adapt to large cache sizes2024
Probe filter directory management2024
Methods and apparatus for offloading tiered memories management2024
Region based directory scheme to adapt to large cache sizes2023
Home agent based cache transfer acceleration scheme2023
Platform power manager for rack level power and thermal constraints2023
Data integrity for persistent memory systems and the like2023
Method and apparatus for data scrambling2023
Enhanced durability for systems on chip (SOCs)2022