Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel garbage collection implemented in hardware

Parallel garbage collection implemented in hardware

US Patent 9355030 · Granted May 31, 2016

Estimated economic value: $4,553,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Padding input data for artificial intelligence accelerators2025
Method and system for addressing and executing serverless functions2025
Methods and systems for engine sound synthesis2025
Single function to perform combined matrix multiplication and bias add operation2025
Exploiting fine-grained structured weight sparsity in systolic arrays2024
Programmable multicast protocol for ring-topology based artificial intelligence 2023
Sparse systolic array design2023
Reusing an operand received from a first-in-first-out (FIFO) buffer according to2023
Reduced precision based programmable and SIMD dataflow architecture2022
Instruction initialization in a dataflow architecture2022
Facilitating data processing using SIMD reduction operations across SIMD lanes2022
Loop management in multi-processor dataflow architecture2021