Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating quasi-SOI source/drain field effect transistor device

Method for fabricating quasi-SOI source/drain field effect transistor device

US Patent 9349588 · Granted May 24, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for forming three-dimensional memory devices2025
Three-dimensional memory devices and fabricating methods thereof2025
Pharmaceutical composition and method for regenerating myofibers in the treatmen2025
Embedded semiconductor random access memory structure and control method therefo2025
Three-dimensional memory devices and methods for forming the same2025
Three-dimensional memory devices and methods for forming the same2025
MLL1 inhibitors and anti-cancer agents2025
Vertical memory devices and methods for operating the same2025
Memory devices having vertical transistors and methods for forming the same2025
Methods for thermal treatment of a semiconductor layer in semiconductor device2025
Three-dimensional memory devices and methods for forming the same2025
Peripheral circuit having recess gate transistors and method for forming the sam2025