Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating GaN high voltage HFET with passivation plus gate dielectric multilayer structure

Method of fabricating GaN high voltage HFET with passivation plus gate dielectric multilayer structure

US Patent 9343541 · Granted May 17, 2016

Estimated economic value: $2,782,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Asymmetrical plug technique for GaN devices2023
Asymmetrical plug technique for GaN devices2023
Method of fabricating a transistor2023
Method of fabricating a transistor2023
Asymmetrical plug technique for GaN devices2022
Asymmetrical plug technique for GaN devices2022
Gate stack for heterostructure device2021
Integrated resistor for semiconductor device2021
Protective insulator for HFET devices2021
Protective insulator for HFET devices2021
Asymmetrical plug technique for GaN devices2020
Asymmetrical plug technique for GaN devices2020