Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Silicon germanium and germanium multigate and nanowire structures for logic and multilevel memory applications

Silicon germanium and germanium multigate and nanowire structures for logic and multilevel memory applications

US Patent 9343302 · Granted May 17, 2016

Estimated economic value: $8,600,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Compositional engineering of Schottky diode2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Capacitor connections in dielectric layers2025
Formation of gate spacers for strained PMOS gate-all-around transistor structure2025
Integrated circuit devices with FinFETs over gate-all-around transistors2025
Integrated circuit assemblies with stacked compute logic and memory dies2025
Field effect transistors with a gated oxide semiconductor source/drain spacer2025
Transistor structures with a metal oxide contact buffer and a method of fabricat2025
Asymmetric gate structures and contacts for stacked transistors2025
ESD protection decoupled from diffusion2025