{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Efficient debugging of memory miscompare failures in post-silicon validation", "item": "https://www.patentleaderboard.com/patent/9336100"}]}

Home › Efficient debugging of memory miscompare failures in post-silicon validation

Efficient debugging of memory miscompare failures in post-silicon validation

US Patent 9336100 · Granted May 10, 2016

Estimated economic value: $4,731,000 ⓘ

Assignee

Inventors

Vysakh Kolassery (1 patents)
Gunaranjan Kurucheti (1 patents)
Subrat K. Panda (5 patents)

View full patent text on Google Patents →