{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Detecting missing write to cache/memory operations", "item": "https://www.patentleaderboard.com/patent/9287005"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Detecting missing write to cache/memory operations

Detecting missing write to cache/memory operations

US Patent 9287005 · Granted Mar 15, 2016

Estimated economic value: $3,165,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hazard generating for speculative cores in a microprocessor2025
Performance and reliability of processor store operation data transfers2024
Validation of store coherence relative to page translation invalidation2024
Cache coherence validation using delayed fulfillment of L2 requests2024
Validation of store coherence relative to page translation invalidation2023
Test case generation for a hardware state space2021
People detection system with feature space enhancement2021
List insertion in test segments with non-naturally aligned data boundaries2021
Method, system, and apparatus for stress testing memory translation tables2021
Controlling segment layout in a stress test for a processor memory with a link s2020
Core pairing in multicore systems2020
System and method for testing processor errors2020