Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Measuring cell damage for wear leveling in a non-volatile memory

Measuring cell damage for wear leveling in a non-volatile memory

US Patent 9329948 · Granted May 3, 2016

Estimated economic value: $5,277,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Utilizing structured sparsity in systolic arrays2025
Embedded circuit board and manufacturing method thereof2024
6xxx series aluminum alloy, method for manufacturing the same, and mobile termin2024
Dynamic neural network surgery2024
Random sparsity handling in a systolic array2024
Flexible circuit board2024
Non-volatile memory with autonomous cycling2024
Embedded circuit board and manufacturing method thereof2024
Utilizing structured sparsity in systolic arrays2024
Trenches in wafer level packages for improvements in warpage reliability and the2023
Soft data compression for non-volatile memory2023
Generating pixel maps from non-image data and difference metrics for pixel maps2023