Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems, apparatuses, and methods for determining a trailing least significant masking bit of a writemask register

Systems, apparatuses, and methods for determining a trailing least significant masking bit of a writemask register

US Patent 9323531 · Granted Apr 26, 2016

Estimated economic value: $9,347,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for complex multiplication2025
Apparatus and method for complex multiplication2025
Apparatus and method for complex multiplication2025
Systems for performing instructions to quickly convert and use tiles as 1D vecto2025
Systems for performing instructions to quickly convert and use tiles as 1D vecto2025
Systems for performing instructions to quickly convert and use tiles as 1D vecto2025
Instructions to convert from FP16 to BF82025
Instructions to convert from FP16 to BF82025
Instructions to convert from FP16 to BF82025
Instructions for structured-sparse tile matrix FMA2025
Matrix transpose and multiply2025
Matrix transpose and multiply2025