Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing gate leakage of low threshold transistors during low power mode in a multi-power-domain chip

Method and apparatus for reducing gate leakage of low threshold transistors during low power mode in a multi-power-domain chip

US Patent 9319045 · Granted Apr 19, 2016

Estimated economic value: $24,153,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

X-ray mass flow rate sensors for high pressure processes2023
Methods and apparatus for reduced area control register circuit2023
Methods and apparatus for reduced area control register circuit2020
High availability via data services2018
Method and apparatus for test time reduction using fractional data packing2018
Area-optimized retention flop implementation2017
Area-optimized retention flop implementation2017
Frequency scaled segmented scan chain for integrated circuits2017
Method and apparatus for test time reduction using fractional data packing2016
High availability via data services2016
Phase shifted coarse/fine clock dithering responsive to controller select signal2016
IC delaying flip-flop output partial clock cycle for equalizing current2015