Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Protocol checking logic circuit for memory system reliability

Protocol checking logic circuit for memory system reliability

US Patent 9317366 · Granted Apr 19, 2016

Estimated economic value: $13,131,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Near-memory compute module2025
Memory buffer with data scrambling and error correction2025
Memory buffer with data scrambling and error correction2023
Near-memory compute module2023
Distributed session function architecture system and methods2022
Memory buffer with data scrambling and error correction2022
Buffering device with status communication method for memory controller2021
Distributed server architecture session count system and methods2020
Buffering device with status communication method for memory controller2020
Memory buffer with data scrambling and error correction2020
Large deflection canted coil springs, connectors, and related methods2019
System and methods for employing non-related communication architecture for sign2019