Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hybrid polymorphic inline cache and branch target buffer prediction units for indirect branch prediction for emulation environments

Hybrid polymorphic inline cache and branch target buffer prediction units for indirect branch prediction for emulation environments

US Patent 9317292 · Granted Apr 19, 2016

Estimated economic value: $3,648,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vector test decimal instruction for validity testing2025
Autoscaling a distributed streaming platform in an event-driven microservice arc2024
Binary translation using raw binary code with compiler produced metadata2024
Providing a global unique identifier for a storage volume2023
Vector convert hexadecimal floating point to scaled decimal instruction2023
Instruction interrupt suppression of overflow exception2023
Eliminating dead stores2023
Hexadecimal floating point multiply and add instruction2022
Vector pack and unpack instructions2022
Decimal scale and convert and split to hexadecimal floating point instruction2022
Shingled magnetic recording drive mapping using nonvolatile random access memory2021
Providing a global unique identifier for a storage volume2021