Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › ESD power clamp for silicon-on-insulator (SOI) and FinFET processes lacking parasitic ESD diode

ESD power clamp for silicon-on-insulator (SOI) and FinFET processes lacking parasitic ESD diode

US Patent 9305916 · Granted Apr 5, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microscopic non-destructive measurement method of microstructure linewidth based2025
Semiconductor device modeling using input pre-processing and transformed targets2021
Low capacitance and high-holding-voltage transient-voltage-suppressor (TVS) devi2020
Step fin field-effect-transistor (FinFET) with slim top of fin and thick bottom 2019
Embedded PMOS-trigger silicon controlled rectifier (SCR) with suppression rings 2018
Lateral-diode, vertical-SCR hybrid structure for high-level ESD protection2017
Lateral-diode, vertical-SCR hybrid structure for high-level ESD protection2017
Area-efficient clamp for power ring ESD protection using a transmission gate2016
Area-efficient clamp for power ring ESD protection using a transmission gate2016
Area-efficient clamp for power ring ESD protection using a transmission gate2016
Electro-static-discharge (ESD) protection structure with stacked implant junctio2015
Electro-static-discharge (ESD) protection structure with stacked implant junctio2015