Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

System and method for selective application and reconciliation of hierarchical ordered sets of circuit design constraints within a circuit design editor

US Patent 9305133 · Granted Apr 5, 2016

Estimated economic value: $16,289,000

Assignee

Inventors

View full patent text on Google Patents →