Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of shaping densely arranged PL gates and peripheral MOS gates for ILD oxide fill-in

Method of shaping densely arranged PL gates and peripheral MOS gates for ILD oxide fill-in

US Patent 9299667 · Granted Mar 29, 2016

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device and manufacturing method thereof2024
Apparatus and method for determining calibration timing for blood pressure measu2022
Plasma etcher edge ring with a chamfer geometry and impedance design2022
Method of fabricating semiconductor device2020
Three-dimensional non-volatile memory and manufacturing method thereof2019
Interconnect structure and fabricating method thereof2019
Method for cleaning substrate2018
Structure and formation method of semiconductor device structure2018
Semiconductor device and method of fabricating the same2018
Interconnect structure and fabricating method thereof2018
Inverted-T shaped via for reducing adverse stress-migration effects2018
Semiconductor device and method of fabricating the same2018