Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuit for glitch reduction in memory read latch circuit

Method and circuit for glitch reduction in memory read latch circuit

US Patent 9281028 · Granted Mar 8, 2016

Estimated economic value: $37,378,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for determining oil and gas relative permeabilities of reservoir2025
Peer-to-peer route through in a reconfigurable computing system2025
Collective communication system and methods2024
Camera device and mobile terminal2024
Collective communication system and methods2024
Humidifier with an ultrasonic suspension atomizing head2023
Error cache system with coarse and fine segments for power optimization2023
Heuristics for selecting subsegments for entry in and entry out operations in an2023
Clinical decision support2022
Extracting entity relations from semi-structured information2022
Augmenting relational database engines with graph query capability2022
Decentralized privacy-preserving clinical data evaluation2022