Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reduced read latency for consecutive read operations of memory of an integrated circuit

Method and apparatus for reduced read latency for consecutive read operations of memory of an integrated circuit

US Patent 9281021 · Granted Mar 8, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device and error correction method thereof2025
Memory sensing with global non-regular counter and/or global multiple reference 2025
Managing multi-block operations in memory devices2025
Unchangeable physical unclonable function in non-volatile memory2025
Memory device2025
Memory device for computing in-memory2025
Memory device and programming method thereof2025
Managing reference currents in semiconductor devices2025
Memory device and associated control method2025
Three dimension memory device capable of improving sensing accuracy in high-spee2024
3D memory structure and circuit2024
Managing content addressable memory devices2024