Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method for reducing BVii on highly overdriven devices

Circuit and method for reducing BVii on highly overdriven devices

US Patent 9275990 · Granted Mar 1, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

ReRAM memory array that includes ReRAM memory cells having a ReRAM device and tw2024
ReRAM memory array that includes ReRAM memory cells having a ReRAM device and tw2024
Method for combining analog neural net with FPGA routing in a monolithic integra2023
Method for erasing a ReRAM memory cell2022
Method for erasing a ReRAM memory cell2022
Hybrid high-voltage low-voltage FinFET device2021
Hybrid high-voltage low-voltage FinFET device2021
Error tolerant memory array and method for performing error correction in a memo2021
SEU stabilized memory cells2021
SEU stabilized memory cells2021
Apparatus and method for combining analog neural net with FPGA routing in a mono2021
SRAM configuration cell for low-power field programmable gate arrays2021