Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Split bit line architecture circuits and methods for memory devices

Split bit line architecture circuits and methods for memory devices

US Patent 9275721 · Granted Mar 1, 2016

Estimated economic value: $3,015,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device and method of operating the same2025
Bit line pre-charge circuit and method2025
Memory device and method for reducing active power consumption thereof using add2025
Latch type sense amplifier for testing2025
Memory device sense amplifier control2025
Arrangements of memory devices and methods of operating the memory devices2025
Latch circuit formed by modified memory cells2025
Reducing internal node loading in combination circuits2025
Sub-word line driver placement for memory device2025
Sub-word line driver placement for memory device2025
Latch type sense amplifier2025
Integrated circuit layout and method thereof2025