Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for dynamically reducing power consumption of floating-point logic

System and method for dynamically reducing power consumption of floating-point logic

US Patent 9268528 · Granted Feb 23, 2016

Estimated economic value: $25,884,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for software based preemption using two-level binning to im2024
Methods and apparatus for efficient blending in a graphics pipeline2024
Flexible-access instructions for efficient access of ML data2024
Systems and methods of adaptive, variable-rate, hybrid ray tracing2024
Methods and apparatus for pixel packing2023
Method and apparatus for the automation of variable rate shading in a GPU driver2023
Method for performing shader occupancy for small primitives2023
Methods and apparatus for efficient range calculation2023
Methods and apparatus for atomic operations with multiple processing paths2023
Methods and apparatus for implementing cache policies in a graphics processing u2023
Methods and apparatus for speculative execution of fragments in a graphics pipel2022
Shader accessible configurable binning subsystem2022