Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adaptations for partial response summation node embedded FPGA transceiver

Adaptations for partial response summation node embedded FPGA transceiver

US Patent 9264276 · Granted Feb 16, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Backchannel transmission adaptation2018
Multimode equalization circuitry2017
Apparatus and method for sense amplifier offset cancellation2016
Receiver eye-monitor circuit and method2016
Pre-emphasis circuitry including a pre-emphasis voltage variation compensation e2016
Transceiver circuitry with summation node common mode droop reduction2016
Apparatus and method for improved integration circuitry in decision feedback equ2015
Clock duty cycle calibration circuitry2015
Adjustable voltage regulator calibration circuit2014
Protocol-agnostic automatic rate negotiation for high-speed serial interface in 2014
Dual-stage continuous-time linear equalizer2014
Testing performance of clock and data recovery circuitry on an integrated circui2014