Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transceiver circuitry with summation node common mode droop reduction

Transceiver circuitry with summation node common mode droop reduction

US Patent 9240912 · Granted Jan 19, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Light source driver circuit that uses a low supply voltage and is capable of ope2019
Backchannel transmission adaptation2018
Circuits and methods for variable gain amplifiers2017
Multimode equalization circuitry2017
Multimode equalization circuitry2017
Multimode current mirror circuitry2016
Apparatus and method for sense amplifier offset cancellation2016
Apparatus and method for sense amplifier offset cancellation2016
Receiver eye-monitor circuit and method2016
Adaptations for partial response summation node embedded FPGA transceiver2016
Pre-emphasis circuitry including a pre-emphasis voltage variation compensation e2016
Apparatus and method for improved integration circuitry in decision feedback equ2015