Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-pulse programming for memory

Multi-pulse programming for memory

US Patent 9245645 · Granted Jan 26, 2016

Estimated economic value: $9,792,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuration of a memory device for programming memory cells2025
3D NAND with inter-wordline airgap2025
Stack of horizontally extending and vertically overlapping features, methods of 2025
Flash memory chip that modulates its program step voltage as a function of chip 2025
Simultaneous programming of multiple sub-blocks in NAND memory structures2025
Method and apparatus for improving write uniformity in a memory device2025
Transient and stable state read operations of a memory device2025
Cache processes with adaptive dynamic start voltage calculation for memory devic2025
Wordline or pillar state detection for faster read access times2025
Apparatus and methods including source gates2024
Weak erase pulse2024
Block-to-block isolation and deep contact using pillars in a memory array2024