Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus interface optimization by selecting bit-lanes having best performance margins

Bus interface optimization by selecting bit-lanes having best performance margins

US Patent 9244799 · Granted Jan 26, 2016

Estimated economic value: $2,109,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multicomponent module design and fabrication2025
Multi-phase clock generation circuit with digital calibration2025
Multicomponent module design and fabrication2025
Dynamic voltage regulator sensing for chiplet-based designs2025
Dense via pitch interconnect to increase wiring density2025
Communication systems for power supply noise reduction2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Communication systems for power supply noise reduction2024
Quadrature circuit interconnect architecture with clock forwarding2024
Calibrating a quadrature receive serial interface2024
Dual duty cycle correction loop for a serializer/deserializer (SerDes) transmitt2023
Redundant clock switch2023