Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wordline resistance reduction method and structure in an integrated circuit memory device

Wordline resistance reduction method and structure in an integrated circuit memory device

US Patent 9240418 · Granted Jan 19, 2016

Estimated economic value: $10,389,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of spacer formation with straight sidewall of memory cells2025
Optimized shipboard telehealth2024
Silicon-rhodamine fluorescent probe containing hydrophobic group and use thereof2023
Seasoning pod holder2023
Small molecule antagonist compound TAC5 series having toll-like receptor 3/7/8/92023
Ultra-thin ceramic coating on separator for batteries2023
Split gate charge trapping memory cells having different select gate and memory 2022
Seasoning product package2022
Memory first process flow and device2022
Tilted implant for poly resistors2022
NAND memory cell string having a stacked select gate structure and process for f2021
Varied silicon richness silicon nitride formation2021