Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor chip with adaptive BIST cache testing during runtime

Semiconductor chip with adaptive BIST cache testing during runtime

US Patent 9229872 · Granted Jan 5, 2016

Estimated economic value: $11,513,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Random swap injection2025
3D stack of split graphics processing logic dies2025
Ferroelectric memory chiplet in a multi-dimensional packaging with I/O switch em2024
Ferroelectric memory chiplet in a multi-dimensional packaging2024
Method and apparatus for heuristic-based power gating of non-CMOS logic and CMOS2024
Method and apparatus for managing power in a multi-dimensional packaging2024
Method and apparatus for managing power of ferroelectric or paraelectric logic a2024
Over-the-air hardware update2024
Method and apparatus to process an instruction for a distributed logic having ti2024
Branch prediction based on coherence operations in processors2024
Apparatus and method for endurance of non-volatile memory banks via wear levelin2024
Apparatus and method for endurance of non-volatile memory banks via wear levelin2024