Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sub-second annealing lithography techniques

Sub-second annealing lithography techniques

US Patent 9224602 · Granted Dec 29, 2015

Estimated economic value: $8,962,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuits with tungsten interconnect liners2025
Epitaxial source/drain back-side device contact structures with wrap around meta2025
Gate aligned fin cut for advanced integrated circuit structure fabrication2025
Integrated circuit structures having dielectric anchor void2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Angled gate or diffusion plugs2025
Topside plugs for epitaxial contact formation2025
Integrated circuit structure with recessed self-aligned deep boundary via2025
Low defect, high mobility thin film transistors with in-situ doped metal oxide c2025
Integrated circuit structures having maximized channel sizing2025
Contact over active gate structures with uniform and conformal gate insulating c2025
Deep etch processing for transistors having varying pitch2025