Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer cache system providing multi-line invalidation messages

Computer cache system providing multi-line invalidation messages

US Patent 9223717 · Granted Dec 29, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computer system with instruction pre-sending2025
Way partitioning for a system-level cache2023
Method for designing an FPGA2021
Way partitioning for a system-level cache2021
Magnetic memory device with enhanced write performance and operation method ther2020
Technology mapping method of an FPGA2020
Look up table including a nonvolatile memory element, FPGA including the look up2019
Look up table including magnetic element, FPGA including the look up table, and 2019
Operating method of a magnetic memory device2019
Computer architecture for speculative parallel execution2019
Precise-restartable parallel execution of programs2019
Cache accessed using virtual addresses2018