Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for forming a self-aligned maskless junction butting for integrated circuits

Methods for forming a self-aligned maskless junction butting for integrated circuits

US Patent 9209200 · Granted Dec 8, 2015

Estimated economic value: $920,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Laser printer2024
Multifunction printer2024
Multifunction printer2024
Vertical field effect transistor including integrated antifuse2024
Panel display optimization method, display panel, and storage medium2022
Data processing method, device, and system2022
Inductor with ferromagnetic cores2022
Pixel driving method2022
Display panel and display device2022
Intelligent oil sludge treatment apparatuses and treatment processes2021
Vertical field effect transistor including integrated antifuse2021
Manufacturing method for inductor with ferromagnetic cores2021