Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Explicit barrier scheduling mechanism for pipelining of stream processing algorithms

Explicit barrier scheduling mechanism for pipelining of stream processing algorithms

US Patent 9207979 · Granted Dec 8, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware-accelerated computing system2024
Hybrid customer premises equipment and cloud-based implementation of dynamic res2024
Cloud-based implementation of dynamic threat detection2024
Customer premises equipment implementation of dynamic residential threat detecti2024
Method and system for accelerator thread management2024
Data processing system having cache memory debugging support and method therefor2022
Hardware-based memory management for system-on-chip (SoC) integrated circuits th2020
Data processing system having cache memory debugging support and method therefor2020
Configurable pipeline based on error detection mode in a data processing system2019
Watchdog method and device2019
Non-volatile RAM system2019
Data processing system with speculative fetching2018