Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for noise reduction during calibration

Techniques for noise reduction during calibration

US Patent 9203352 · Granted Dec 1, 2015

Estimated economic value: $15,531,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Temperature sensor to achieve thermal stabilization of micro-ring resonator (MRR2025
On-cavity photonic integrated circuit (OCPIC) to achieve the most undercut real 2025
Undercut design with a bonded base cover for friendly assembly and effective the2025
Methods and apparatus for performing clock and data duty cycle correction in a h2021
Apparatus and methods for calibrating analog circuitry in an integrated circuit2021
Reset sequencing for reducing noise on a power distribution network2019
Apparatus and methods for calibrating analog circuitry in an integrated circuit2018
Digital equalizer adaptation using on-die instrument2017
Systems and methods for reducing power supply noise or jitter2017
Circuits and methods for impedance calibration2017
Phase-locked loop architecture and clock distribution system2017
Digital equalizer adaptation using on-die instrument2017