Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Burst sequence control and multi-valued fuse scheme in memory device

Burst sequence control and multi-valued fuse scheme in memory device

US Patent 9202532 · Granted Dec 1, 2015

Estimated economic value: $330,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Latency control circuit and method2021
Memory device and power reduction method of the same memory device2020
Delay locked loop circuit and method of controlling same2019
Memory device having input circuit and operating method of same2017
Memory with specific driving mechanism applied on source line2016
Low power memory control circuits and methods2011
Low voltage operation DRAM control circuits2010
Source transistor configurations and control methods2010
Dynamic memory refresh configurations and leakage control methods2009
Low voltage operation dram control circuits2008
CMOS constant voltage generator2007
Low voltage operation DRAM control circuits2006