Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for testing integrated circuit die with a partially completed and validated module

Method and apparatus for testing integrated circuit die with a partially completed and validated module

US Patent 9201097 · Granted Dec 1, 2015

Estimated economic value: $15,531,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processing core including integrated high capacity high bandwidth storage memory2025
Microwave integrated quantum circuits with cap wafers and their methods of manuf2025
Microwave integrated quantum circuits with cap wafers and their methods of manuf2023
Memory scaling semiconductor device2022
Microwave integrated quantum circuits with cap wafers and their methods of manuf2021
Memory scaling semiconductor device2021
Memory scaling semiconductor device2021
Memory scaling semiconductor device2021
Substrate materials for quantum processors2021
TSV semiconductor device including two-dimensional shift2020
Substrate materials for quantum processors2020
Method and apparatus for testing a flip-chip assembly during manufacture2018