Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architectural layout for dilution with reduced wastage in digital microfluidic based lab-on-a-chip

Architectural layout for dilution with reduced wastage in digital microfluidic based lab-on-a-chip

US Patent 9201042 · Granted Dec 1, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient identification of critical faults in neuromorphic hardware of a neural2025
Learned graph optimizations for compilers2025
Method and system for virtual object positioning in an augmented reality or virt2025
Method and electronic device for enhanced interaction with voice assistant using2025
Computational graph optimization2025
Asynchronous distributed data flow for machine learning workloads2024
Dynamic scan obfuscation for integrated circuit protections2024
Integrated circuit protections against removal and oracle-guided attacks2024
Evaluating functional fault criticality of structural faults for circuit testing2024
Online fault detection in ReRAM-based AI/ML2024
Methods and systems for suggesting an enhanced multimodal interaction2024
Observation point injection for integrated circuit testing2023