Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for manufacturing integrated circuit devices, optical devices, micromachines and mechanical precision devices having patterned material layers with line-space dimensions of 50 nm and less

US Patent 9184057 · Granted Nov 10, 2015

Assignee

Inventors

View full patent text on Google Patents →